Oops! It appears that you have disabled your Javascript. In order for you to see this page as it is meant to appear, we ask that you please re-enable your Javascript!
    | | Contact: 8407908145 |
    Published On : Thu, Mar 20th, 2014
    Education | By Nagpur Today Nagpur News

    Integrated Approach Needed to Design Micro Electronics Circuits Says Dr. Kaushik Roy

    sttp inaugural

    Nagpur News: ISTE approved Short term training program on “VLSI Signal Processing” organized by department of Electronics Engineering was inaugurated at Shri Ramdeobaba College of Engineering and Management on March 20.

    The program was inaugurated by of Dr. Kaushik Roy, Professor, Purdue University, West Lafayette, Indiana, USA. Govindlal Agarwal, General Secretary, RCOEM presided over the function.

    Principal,RCOEM, Dr. V.S. Deshpande in his welcome address applauded electronics engineering department for organizing this training program. He hoped that deliberation during STTP will give new ideas for researchers in area of VLSI Signal processing. Dr. R.S.Ochawar coordinator of STTP in her address gave details of various sessions to be conducted in week long program, where the participants are faculty members working in engineering colleges, polytechnics related to Electronics Engineering discipline and allied branches.

    Sachin Nikarge, Program co-ordinator United States, India Educational Foundation (USIEF) informed the gathering about the opportunities for research and Post doctoral fellowships available under USIEF. In his presidential address General Secretary Govindlal Agarwal appreciated the efforts taken by organizing committee and advised participants to extract maximum benefit out of it. Prof. Q. H.Jeevaji, Director-DMT, Dr.R.S.Pande, Vice-Principal, Dr. (Mrs.) A. A.Khurshid were prominently present.

    After inaugurKeynote address was delivered by Dr. Kaushik Roy, Professor Purdue University on “Low Power Electronics”.
    He briefly explained importance of power considerations for scaled technologies and laid stress on integrated approach to design microelectronic devices. About 50 participants from region are taking part in this STTP. Resource persons for this STTP include experts from IITs and NITs & RCOEM. Participants will be given hands on training on various EDA tools like Mentor Graphic, Spice, Xilinx ISE and Code Composer Studio. Prof. Jayu Kalambe, Coordinator STTP proposed vote of thanks while Prof. Mridula Korde conducted the proceedings.

    Stay Updated : Download Our App
    Mo. 8407908145